Single Carbon Nanotube Transistor at GHz Frequency

J. Chaste,‡ L. Lechner,§ P. Morfin,‡ G. Fèvé,‡ T. Kontos,‡ J.-M., Berroir,‡ D. C. Glattli,‡ H. Happy,§ P. Hakonen,‡ and B. Plaçais*‡

Laboratoire Pierre Aigrain, Ecole Normale Supérieure, 24 rue Lhomond, 75005 Paris, France, Laboratoire associé aux universités Pierre et Marie Curie et Denis Diderot, CNRS UMR8551, France, Low Temperature Laboratory, Helsinki University of Technology, Otakaari 3A, Espoo, 02015 Finland, Service de Physique de l’Etat Condensé, CEA Saclay, F-91191 Gif-sur-Yvette, France, and Institut d’Electronique, de Microélectronique et de Nanotechnologie, CNRS UMR8520, BP 60069, Avenue Poincaré, 95625, Villeneuve d’Asq, France

Received October 23, 2007; Revised Manuscript Received January 2, 2008

ABSTRACT

We report on microwave operation of top-gated single carbon nanotube transistors. From transmission measurements in the 0.1–1.6 GHz range, we deduce device transconductance g_m and gate–nanotube capacitance C_g of micro- and nanometric devices. A large and frequency-independent g_m ~ 20 µS is observed on short devices, which meets the best dc results. The capacitance per unit gate length of 60 aF/μm is typical of top gates on a conventional oxide with ε ~ 10. This value is a factor of 3–5 below the nanotube quantum capacitance which, according to recent simulations, favors high transit frequencies f_T in independent g_m.

Carbon nanotube field effect transistors (CNT-FETs) are very attractive as ultimate, quantum limited devices. In particular, ballistic transistors have been predicted to operate in the sub-THz range.1,2 Experimentally, a state-of-the-art cutoff frequency of 30 GHz has been reached in a low impedance multi-nanotube device,3 whereas 8 GHz was achieved with a multigate single nanotube transistor.4 Indirect evidence of microwave operation was also obtained in experiments based on mixing effects or channel conductance measurement in single nanotubes.5–9 The extraordinary performances of nanotubes as molecular field effect transistors rely on a series of unique properties. High-mobility “p-doped” single-walled nanotubes can be obtained by CVD growth, with a semiconducting gap of Δ ~ 0.5–1 eV (diameter 1–2 nm).10 Low Schottky barrier contacts, with Pd metallization, and quasi-ballistic transport result in a channel resistance R_ds approaching the quantum limit, h/4e² = 6.5 kΩ for a four-mode single-walled nanotube.11 High saturation currents, limited by optical phonon emission, allow large biases, I_ds ~ 20 μA at V_ds ~ 1 V, in short nanotubes.12,13 The above numbers and the good gate coupling explain the large transconductances, g_m ~ I_ds/Δ ≈ 10 μS, observed in dc experiments.1 In the ac, an intrinsic limitation is given by the transit frequency f_T = g_m/2πC_g, where C_g is the gate–nanotube capacitance. Here, C_g = C_geo+C/Q(C_geo+C_Q) is the series combination of the quantum and geometrical capacitances, C_Q and C_geo. An ultrathin oxide coating in CNT-FETs allows approach to the quantum limit with a capacitance per unit gate length of l_g, C_geo/l_g > C_Q/l_g = 4e²/hV_F ~ 400 aF/μm for V_F ~ 4 × 10^5 m/s, a typical value for semiconducting NTs.14

Beside basic interest for quantum limited nanodevices, single nanotube transistors offer new opportunities for fast charge detection due to the unique combination of short time response and high charge sensitivity. At present, charge counting experiments performed in nanotube or semiconducting quantum dots use either single electron transistors15,16 or quantum point contact detectors,17 which operate on microsecond time scales. The high sensitivity of the NT-FET has been demonstrated recently by monitoring tunneling events between the nanotube and a nearby gold particle18 at the dc limit. Performing such experiments with quantum dots at nanosecond time scales would allow one to extend charge counting in the coherent regime relevant for full quantum electronics.19 Given the shot noise limitation of a nanotube detector of bandwidth 1/τ = 1 ns⁻¹, overestimated by the Poissonian value of √I_ds/e = 250 electrons for I_ds ~ 10
μA, single charge resolution requires a charge gain of $g_m τ / C_g \approx 250$ or, equivalently, a transit frequency of $f_T = g_m / 2π C_g \approx 40$ GHz.

In this letter, we demonstrate room-temperature broadband GHz operation ($f = 0.1 \sim 1.6$ GHz) of nanotransistors made of a single carbon nanotube, with $l_g = 0.3$ and $3 \mu m$ (channel lengths 1 and 3.5 μm, respectively). Our main results are the high $g_m \sim 10^-20$ μS in short tubes and the scaling $C_g \propto l_g$. From the latter, we deduce $C_g/l_g \sim 60$ aF/μm, in accordance with previous low-frequency determinations, and $f_2 \sim 50$ GHz for our $l_g = 300$ nm devices.

Double-gate carbon nanotube transistors were fabricated by e-beam lithography in a coplanar strip-line geometry, with two symmetric top gates (see Figure 1), on oxidized high-resistivity silicon substrates (resistivity 3–5 kΩ·cm). Nanotubes were synthesized from nano-patterned catalyst pads using a standard CVD recipe. Palladium contact evaporation was followed by multistep oxidation of thin aluminum, for a total oxide thickness of $\approx 6$ nm, and finally gold-gate deposition. This process provides full oxidation of Al into Al$_2$O$_3$ with $\varepsilon \approx 9.8$. From sample geometry and dielectric constants, we estimated $C_{gd}/l_g \sim 100$ aF/μm.

Devices were characterized in a standard S-parameter measurement using a rf probe station and a network analyzer. Attenuators ($-6$ and $-10$ dB), followed by bias tees, were mounted directly at the input and output ports of the station to minimize standing waves in the $Z_0 = 50$ Ω cables due to large impedance mismatch, $R_{ds}/Z_0 \sim 300$. To compensate for small voltage gain, $Z_{gd} l_g \sim 10^{-3}$, output signals were amplified by two 0.1–2 GHz bandwidth low noise amplifiers in series. As a consequence, the S-parameter measurement was restricted to the transmission coefficient $S_{21}(V_d, V_g)$, which in turn could be accurately calibrated.

Data reduction and analysis are based on the standard equivalent circuit of Figure 1B. Extrinsic elements, $C_{gd0} \sim C_{gd} \sim 10^{-20}$ fF, estimated from independent reflection measurements, and $C_{gd} \sim 2$ fF measured as explained below, were minimized by the coplanar sample design. The gate capacitance $C_g = C_{gs} + C_{gd}$ was split into gate–drain $C_{gd}$ and gate–source $C_{gs}$ contributions. These are associated with charge relaxation resistances $R_{gd}$ and $R_{gs}$. We have $R_{gd} \gg 1/C_{gd0}$ in the OFF state ($V_g \approx 1$ V) and $R_{gd} \ll 1/C_{gd0}$ in the ON state ($V_g \approx 0$ V). Considering that $Z_0 C_{gd0} \sim 10^{-2}$, $Z_0 C_{gd0} \sim 10^{-3}$, and $Z_0 C_{gs} \sim 10^{-2}$ in the low-frequency range of $ω/2π \leq 1.6$ GHz of our experiment, we obtained

$$S_{21} = S_{21}^0 + S_{21}^p(V_g) + S_{21}^j(V_d, V_g)$$

with

$$S_{21}^0 \approx j 2Z_{gd0} C_{gd0}$$

$$S_{21}^p \approx j 2Z_{gd0} C_{gd0}(1 + jω C_{gd0} R_{gd})$$

$$S_{21}^j \approx -2Z_{gs0} + ΔS_{21}^j(V_d, V_g)$$

being, respectively, the background transmission amplitude in the pinched state, the passive contribution at the onset of channel conduction in the zero bias state, and the active contribution under bias. Note that $ΔS_{21}^j = S_{21}^j(V_d) - S_{21}^j(0)$ constitutes the imaginary part of $S_{21}^j$.

In order to check the validity of our analysis, we first consider the case of long FETs ($l_g = 3 \mu m$) where gate capacitance contributions are easily resolved. Typical data are exhibited in Figure 2. The inset of Figure 2A shows both quadratures of the background transmission $S_{21}^0(f)$. From the slope of $\mathcal{F}(S_{21}^0(f))$ and eq 1, we deduce the small $C_{gd0} \sim 1.5$ fF. Subtraction of this contribution, keeping zero bias conditions, gives the $V_d$-dependent passive contribution $S_{21}^p(f)$ shown in (Figure 2A,B). In the ON state, $\mathcal{F}(S_{21}^j)$ has a linear frequency dependence, whose slope is plotted in Figure 2C as a function of $V_g$. The pinch-off transition appears here as a strong discontinuity associated with the divergence of the charge relaxation resistance $R_{gd}$. From the step amplitude and by using eq 2, we deduce $C_{gd} \approx 170$ aF. This value is very representative of the five long samples which we have measured with an average of 160 aF and a standard deviation of 50 aF. A small monotonic dependence in $\mathcal{R}(S_{21}^0(V_g)$ (Figure 2A) is also observed, which is possibly due to a residual substrate conduction, not taken into account in our analysis.

The active contribution (Figure 2D,E) is obtained from the bias dependence of $S_{21}(f)$ at constant $V_g$. The in-phase signal $\mathcal{R}(S_{21}(f)$ is prominent and almost frequency-independent. Slow frequency oscillations are reminiscent of calibration imperfections. Averaging $\mathcal{R}(S_{21})$ over 0.2–1.6 GHz gives, according to eq 3, the transconductance as a function of $V_g$ shown in Figure 2F. It has a maximum of $g_m \approx 3 \mu S$ close to the maximum observed at the dc ON–OFF transition. Representative values are $g_m \approx 1–4 \mu S$. The small negative part, $\mathcal{F}(S_{21}^j) \approx -\mathcal{F}(S_{21}^j)$ in Figure 2E, is a

---

Figure 1. Panel A: scanning electron microscope image of a single carbon nanotube double-gate transistor. The gate length is 300 nm. Panel B: small-signal-equivalent circuit of the carbon nanotube transistor. Extrinsic components are displayed outside of the dashed rectangle. Notations are explained in the text.
capacitive contribution due to a shift of the pinch-off under bias. Altogether, these measurements show that one can quantitatively analyze the dynamical properties of a single nanotube transistor. With $g_m \approx 1.5 \mu S$ and $C_g \approx 170 \text{ aF}$ (per gate finger), the transit frequency of the $3 \mu m$ device of Figure 2 is $f_T \approx 1.5 \text{ GHz}$.

For short NT-FETs ($l_g = 300 \text{ nm}$ in Figure 1), we observe a smaller $C_{gd}$ and larger $g_m$ due to smaller channel resistance. The example shown in Figure 3 represents a new state-of-the-art for rf operation, with a maximum of $g_m(V_g) \approx 20 \mu S$ (double-gate fingers). Gate–drain capacitance is $C_{gd} \approx 35 \text{ aF}$ (standard deviation of 25 aF). Average values for the six short NT-FETs measured are $g_m \approx 12 \mu S$ and $C_{gd} \approx 35 \text{ aF}$ (double-gate fingers). As seen in the dc characteristics in the inset of Figures 3B, hysteresis is observed in these measurements, which has been omitted elsewhere for clarity. Comparing our data for the $300 \text{ nm}$ and $3 \mu m$ devices shows that, within experimental uncertainty, $C_{gd}$ scales with $l_g$. Assuming symmetric distribution of gate–drain and gate–source capacitances at zero bias, we obtain $C_{gd}/l_g \approx 2C_{gd}/l_g \approx 60 \text{ aF}/\mu m$. With $g_m \approx 10 \mu S$ and $C_g < 30 \text{ aF}$ (per gate finger), the transit frequency of the $300 \text{ nm}$ device of Figure 3 is $f_T \approx 50 \text{ GHz}$.

These measurements show that NT-FET performances do improve drastically upon gate size reduction down to the nanometric scale (factor of 30 in $f_T$ for a factor of 10 in size). We now discuss possible routes for improvements. The first one is to increase $g_m$ by reducing the access resistance due to the ungated NT sections at the drain and source (see Figure 1A). This effect is significant on devices using deposited CNTs; it is minimized in situ CVD-grown NTs which are naturally p-doped in the absence of gating. Actually, ungated regions are needed to reduce direct gate–drain/ source capacitive coupling. Our values for gate capacitance are close to the estimate for the geometrical contribution and in accordance with previous low-frequency measurements in similar top-gated devices.$^{20}$ They are still smaller than the above numbers for the quantum capacitance. One may wonder whether better performance could be achieved by working closer to the quantum limit in using high-κ and/or thinner oxides. This would improve gate coupling but, at the same time, slow down electron dynamics due to the screening of electronic interactions, as discussed in ref 21. In the absence of experimental data and the theoretical model, we shall rely on recent numerical simulations showing that the transit frequency is maximized for $C_0 \approx 3–5 \times C_{geo}$. This condition is close to our experimental realization. The most promising route is further size reduction below 100 nm as we have not observed evidence for saturation down to 300 nm. Finally, noise performance remains to be characterized, in particular, the conditions for shot-noise limited resolution.

In conclusion, we have demonstrated high-transconductance SWNT-FET properties up to 1.6 GHz. We observe that high sensitivity is preserved and that gate capacitance scales with gate length down to 300 nm. Transit frequencies as high as 50 GHz have been inferred, indicating that nanotube FETs are promising fast sensors.

**Acknowledgment.** Authors acknowledge fruitful discussions with S. Galdin-Retailleau, P. Dollphus, J. P. Bourgoin, V. Derycke, and G. Dambrine. The research has been supported by the French ANR under Contracts ANR-2005-055-HF-CNT and ANR-05-NANO-010-01-NL-SBPC Cnano Ille-fe-France GHz-CNT and the EC STREP Project CARD-EQ under Contract IST-FP6-011285.

**References**

(14) Cazin d’Honincthum, H.; Baldin-Retailleau, S.; Bournel, A.; Dollphas, P.; Bourgoin, J. P. Submitted for publication in C. R. Phys..
(15) Biercuk, M. J.; Reilly, D. J.; Buehler, T. M.; Chan, V. C.; Chow, J. M.; Clark, R. G.; Marcus, C. M. Phys. Rev. B 2006, 73, 201402(R).